Abstract-In wireless communication systems, passive elements including tunable capacitors and inductors often need high quality factor ( -factor). In this paper, we present the design and modeling of a novel high -factor tunable capacitor with large tuning range and a high -factor vertical planar spiral inductor implemented in microelectromechanical system (MEMS) technology. Different from conventional two-parallel-plate tunable capacitors, the novel tunable capacitor consists of one suspended top plate and two fixed bottom plates. One of the two fixed plates and the top plate form a variable capacitor, while the other fixed plate and the top plate are used to provide electrostatic actuation for capacitance tuning. For the fabricated prototype tunable capacitors, a maximum controllable tuning range of 69.8% has been achieved, exceeding the theoretical tuning range limit (50%) of conventional two-parallel-plate tunable capacitors. This tunable capacitor also exhibits a very low return loss of less than 0.6 dB in the frequency range from 45 MHz to 10 GHz. The high -factor planar coil inductor is first fabricated on silicon substrate and then assembled to the vertical position by using a novel three-dimensional microstructure assembly technique called plastic deformation magnetic assembly (PDMA). Inductors of different dimensions are fabricated and tested. The -parameters of the inductors before and after PDMA are measured and compared, demonstrating superior performance due to reduced substrate loss and parasitics. The new vertical planar spiral inductor also has the advantage of occupying much smaller silicon areas than the conventional planar spiral inductors.
I
N WIRELESS communication systems, passive elements including tunable capacitors and inductors often need a high quality factor and high self-resonant frequency. High-tunable capacitors and inductors can lead to improved power or figure of merit in low noise amplifiers, low insertion loss in bandpass Manuscript received May 7, 2002 ; revised October 16, 2002 . This work was supported by DARPA Composite CAD program. The review of this paper was arranged by Editor H. Shichijo.
filters, and better phase noise and power in voltage-controlled oscillators (VCOs). Currently many off-chip discrete passive elements are widely used to meet these requirements. Due to the problems in packaging complexity, large system area, and high cost when utilizing off-chip passive components, there have been many investigations to realize high-performance on-chip passive elements that could be monolithically integrated with active circuitry. A new solution for this has arisen with the recent development of MEMS technology. RF circuits such as VCOs and tunable filters have been developed using on-chip micromachined inductors and tunable capacitors. Young et al. reported a VCO [1] that contains a micromachined three-dimensional (3-D) coil inductor [2] and a two-parallel-plate tunable capacitor with a tuning range of 16% [3] . Both passive elements are micromachined on silicon substrates and thus can be integrated with active circuit components using modified integrated circuit (IC) fabrication processes. Tunable capacitors and inductors constructed using MEMS technology [1] - [6] , [9] - [28] often can provide high quality factor through new structure design or operational principles. In addition, a microelectromechanical system (MEMS) tunable capacitor also has the potential of offering a large tuning range compared with semiconductor diode counterparts fabricated via conventional IC technology.
Among all the MEMS tunable capacitors developed to date, parallel-plate configuration is the most commonly used. Such micromechanical capacitors often consist of suspended top metal plates that can be electrostatically displaced (via applied voltages) over bottom metal plates to vary the capacitance between the plates. Because these capacitors can be constructed in low-resistivity metal materials, they exhibit much higher -factors than the semiconductor counterparts, which suffer from greater losses due to excessive semiconductor series resistance. A -factor on the order of 60 has been reported for the micromachined tunable capacitor reported in [3] . However, the theoretical tuning range of such capacitors is limited to 50% by the pull-in effect. The actual achieved tuning range is often much smaller than the theoretical value due to parasitic capacitance (e.g., a measured tuning range of 16% was reported in [3] ). Various broad-band communication applications require a wide tuning range. Recently, much effort has been made to improve the tuning capability of MEMS tunable capacitors. Dec et al. [4] uses a three-parallel-plate configuration (two suspended plates and one fixed plate on the substrate) to compensate for the pull-in effect and obtain a tuning range of 87%. The fabrication process requires two layers of structural materials and two layers of sacrificial materials. Yao, et al. [5] reported a tunable capacitor with a tuning range of 200%. It is based on lateral comb structures (instead of parallel-plate) etched by deep reactive ion etching (DRIE) on silicon-on-insulator (SOI) substrate. Feng et al. [6] used a thermal actuator in their tunable capacitor and achieved a tuning range of 270%. The disadvantage of thermal actuators is that their response speed is generally slower than that of electrostatic actuators. We report in this paper the development and modeling of a novel electrostatically actuated tunable capacitor. This new design keeps the simplicity of the conventional two-parallel-plate configuration, while providing a much wider tuning range. Only one structural layer and one sacrificial layer are used. The measured tuning range achieved was 69.8%, exceeding the 50% tuning range limit on conventional two-parallel-plate tunable capacitors. The capacitor operates under a wide frequency range (45 MHz to 10 GHz) with a signal loss below 0.6 dB. A component quality factor of 30 at 5 GHz and a self-resonant frequency beyond 10 GHz has been achieved. The new tunable capacitor is fabricated using a standard surface micromachining process and thus can be monolithically integrated with IC circuits.
Another important RF MEMS component is a micromachined high-inductor. Although planar spiral inductors can be integrated with other circuits using current standard IC fabrication process, their performance is still unsatisfactory. Oftentimes, planar spiral inductors are directly fabricated onto the dielectric layer on top of the conductive substrate, which lowers the quality factors and degrades the performance by introducing extra loss, noise, and parasitic capacitance [7] , [8] . Another disadvantage of a planar spiral inductor lies in the fact that it has a large footprint to achieve the inductance value [9] . In recent years, much effort has been made to improve the performance of planar coil inductors. Metal materials with higher conductivity or thicker metal layers are utilized to decrease the resistance of the coil [10] . Meanwhile, different methods are proposed to reduce the substrate loss and parasitic, including removing the substrate underneath the inductor [11] - [15] or applying a thick polymide layer to separate the inductor farther away from the substrate [16] . A serious problem is the limited separation that can be achieved. Moreover, for techniques involving substrate etching, there are concerns about process compatibility, and the reduced mechanical stability for the substrate. More recently, planar coil inductors levitated above the substrate are realized using a sacrificial metallic mode (SMM) process [17] . Three-dimensional solenoid on-chip inductors developed by using 3-D laser lithography or surface micromachining technology have also been demonstrated [18] , [19] . These methods may involve certain materials or fabrication steps, which are not compatible with current standard fabrication process. Moreover, none of the methods mentioned above has solved the large footprint problem of conventional planar spiral inductors. This paper reports a high-vertical planar coil inductors developed by using a novel 3-D self-assembly process called plastic deformation magnetic assembly (PDMA). Experimental results show that the vertical planar coil inductor suffers less substrate and parasitic loss than the conventional horizontal counterparts, therefore it can achieve a higher quality factor and self-resonant frequency. Another major advantage of the vertical inductors is that they have almost zero footprints and thus occupy much smaller substrate area than the conventional planar inductors.
II. HIGH-MICROMACHINED TUNABLE CAPACITOR WITH A LARGE TUNING RANGE
In this section, we present the design and modeling of the micromachined high-tunable capacitor with a large tuning range. Fig. 1 shows a conventional parallel-plate tunable capacitor which consists of a suspended top plate and a fixed bottom plate, with an overlap area of and initial spacing of . When a dc voltage is applied across the two plates, the spacing between these two plates is reduced.
A. Operating Principle
Neglecting the fringe effect, the value of the capacitance ( between these two plates can be determined by (1) and, when is applied, an attractive electrostatic force ( is generated between the two plates with the value of the force given by (2) An effective spring constant for the electrostatic force can be defined as
The mechanical suspension of the top plate has a spring constant . When the top plate is displaced, the suspension produces a restoring force, designated as . The magnitude of is related to by . At equilibrium, the magnitudes of and are equal, thus
The expression of in terms of is Note that the two force constants are equal in magnitude when the value of reaches . The corresponding value of (at ) is called the pull-in voltage ( . If is continuously increased beyond and is beyond the critical point of , no equilibrium position can be reached until the two plates are snapped into contact (pull-in effect). Thus, the capacitance of the conventional two-parallel-plate tunable capacitor can only be controllably changed to 150% of its original value at most. As a result, theoretically the maximum controllable tuning range is then 50%.
The schematic model of our novel wide-tuning-range tunable capacitor is shown in Fig. 2 , the relative tuning range is derived as (6) This derived tuning range is valid as long as the pull-in effect between plates and does not occur, i.e., . The values of and can be controlled by fabrication parameters. If , then the maximum tuning range can be found by plugging in into (6) which results in a maximum tuning range of . Since is smaller than , the tuning range can be larger than 50%. In the case that , the pull-in effect will not occur at all. Assuming the plates and can be pulled in to an infinitely close distance, an arbitrary large tuning range could in theory be achieved. In reality, the achievable tuning range value also depends on other factors, such as surface roughness and curvature of and .
B. Fabrication Process
Surface micromachining technique is used to fabricate the prototype devices with a Pyrex glass wafer (1 mm thick) as the substrate. A unique process to realize the variable-height sacrificial layer (corresponding to m and m in Fig. 2 ) is developed. Thermally evaporated gold thin film is used as the material of the two fixed bottom plates and , whereas the suspended top plate is made of electroplated Permalloy (nickel-iron alloy). Copper is used as the sacrificial layer material. Copper can be deposited using thermal , which has a very high etching selectivity between copper and the structure materials (Permalloy and gold). The copper layer can also serve as a seed layer for Permalloy electroplating.
The fabrication process is illustrated in Fig. 3 . First, a 0.5-m-thick gold film is thermally evaporated and patterned to make the two fixed plates and and contact pads for the suspended top plate . Second, a 1-m-thick copper film is thermally evaporated and patterned. Third, another 2-m-thick copper film is thermally evaporated to form a variable-height sacrificial layer and a 2-m-thick Ni-Fe alloy is deposited by electroplating using the copper as the seed layer. At last, the copper sacrificial layer is then etched and the entire device is released in a supercritical carbon dioxide (CO dryer. Microscopic pictures of the fabricated prototype devices are shown in Fig. 4 .
In the fabricated prototype devices, the values of and are 2 and 3 m, respectively. In this case, can be tuned to 1 m ( ) before the pull-in effect occurs between and . This results in a maximum theoretical tuning range of 100% for the variable capacitance ( between and . 
C. Electromechanical and Microwave Simulations 1) Static Electromechanical Simulation:
The static electromechanical characteristic of a tunable capacitor is simulated using MEMCAD 4.5 software [30] . The calculated deformation of the suspended top plate caused by the electrostatic force (when V) is shown in Fig. 5 . The suspended top plate ( remains flat and parallel to after the deformation. The simulated capacitance-voltagecurve is plotted in Fig. 6 together with the measurement data (the measurement data will be discussed in the testing and measurement section), which shows a maximum tuning range of 90.8%. This is different from the aforementioned theoretical value (100%) due to taking into account the fringe capacitance. The calculated change of as a function of is plotted in Fig. 7(b) together with the measurement data. When is greater than 19 V, changes directly from 1 m to zero, which means that the pull-in voltage is about 19 V from this simulation. 
2) Dynamic Electromechanical Simulation:
The electromechanical dynamic behavior of the tunable capacitor can be mathematically described by a second-order system that is dominated by spring force, inertia, and viscous damping as (7) where denotes the mass of the movable plate , is the damping force, is the spring force, and is the electrostatic force. The spring force is calculated as where is the spring constant which is determined by using the MEMCAD static finite-element solver Abaqus. The electrostatic force can be calculated as (8) where denotes the overlap area between and and is the applied voltage between them. The damping force is mainly from the air that is squeezed underneath the top plate. The air film between the closely spaced top ( and bottom ( and plates produces a force that opposes the motion of the top plate. The damping force can be calculated as (9) where represents the top plate, is the area, denotes the air pressure underneath the top plate , and is the ambient air pressure. The equation governing the pressure distribution in the squeezed air is the nonlinear isothermal Reynold's equation [31] (10)
In (10), is the height of the top plate above the bottom plates (i.e., between and and between and . Other parameters include initial gap m and m, air viscosity kg/(ms), Kundsen's number , and the ambient air pressure Pa. The mean-free path of air m. Equations (7)- (10) have been numerically solved using a finite-difference method. Fig. 8 plots the simulated electromechanical dynamic behavior of the tunable capacitor when subject to a 10-V step voltage. Fig. 6 also plots the simulated electromechanical dynamic behaviors of the device under different ambient air pressures. Air damping is clearly visible in the higher pressure simulations and can be optimized for different applications. Similarly, electromechanical transient behaviors can also be studied for other design parameters to optimize the capacitor design.
3) Microwave -Parameter Simulation: The high-frequency behavior of the wide-tuning-range tunable capacitor is simulated using Sonnet em Suite software [32] . The simulated parameter when V is plotted with the measurement data in Fig. 9 . 
D. Testing and Measurement
The surface profile of the tunable capacitor at different values of is measured using the WYKO NT1000 optical surface profiler. Fig. 7(a) shows the measured surface profile plotted in 3-D graphs when V. The change of the spacing as a function of is extracted from the surface profile measurement [ Fig. 7(b) ]. When increases from 0 to 20 V, decreases continuously from 2 to 1.2 m until the pull-in effect occurs at V. When decreases from 20 to 0 V, the suspended top plate is observed not to recover from the pull-in effect until drops to 15.8 V. When the pull-in effect occurs, the suspended top plate does not completely contact with the fixed plate since cannot be decreased to 0. Possible reasons are surface roughness of the two plates and , the existence of residual film from sacrificial layer etching, or absolute measurement calibration.
Five identical prototype devices fabricated on one substrate are tested using an HP 4284A precision LCR meter at the frequency of 1 MHz (Fig. 6) . The pull-in effect is observed at a DC bias of approximately 17-20 V. The difference in the pull-in voltage among the five tested devices is due to the difference in the stiffness of the four-cantilever beam suspension, resulting from the thickness variance from 1.71 to 1.84 m. The maximum tuning ranges of the five devices are 50.9%, 44.7%, 55.6%, 59.2%, and 69.8%. The parasitic capacitance associated with each device in the measurement setup is believed to cause the decrease in the achievable tuning range.
The scattering parameter of the tunable capacitor (when V) is measured using a Cascade co-planar GSG-150 probe and an HP 8510B network analyzer from 45 MHz to 10 GHz. The measurement result is plotted in Fig. 9 , which shows a nearly ideal capacitive behavior in the tested frequency range with a return loss lower than 0.6 dB. The measurement data closely match the simulation data. The quality factor as a function of frequency extracted from the measured parameter result is plotted in Fig. 10 . From the figure, we see that a component quality factor of about 30 at 5 GHz and a self-resonant frequency far beyond 10 GHz has been achieved.
III. HIGH-MICROMACHINED VERTICAL SPIRAL INDUCTORS
Inductors are intended to store magnetic energy. However, spiral inductors fabricated directly onto the dielectric layer on top of the conductive silicon substrate have suffered performance degradation from a lower self-resonant frequency and lower quality factor. Due to their planar structure, spiral inductors have a large parasitic capacitance to silicon substrate and thus result in low self-resonance frequency. In addition, the magnetic flux along the center of the coil (passing perpendicularly into the substrate) causes substrate loss due to eddy current. These effects reduce the quality factor of integrated spiral inductors.
As discussed in the Introduction, much effort has been recently made to reduce the adverse effects from the substrate so as to improve the performance of planar spiral inductors. In this section, we present the development of a high-micromachined vertical planar spiral inductor implemented in a novel 3-D PDMA process.
A. PDMA
PDMA is the key technology to realizing vertical planar coil inductors. A detailed discussion of this assembly process will be presented in other publications. A brief introduction of PDMA is given below by using a cantilever beam as an example. Note that the region near the fixed end is intentionally made more flexible. First, a cantilever beam with a piece of magnetic material attached to its top surface is released from the substrate by etching away the sacrificial layer underneath [ Fig. 11(a) ]. Next, a magnetic field is applied, the magnetic material piece is magnetized, and the cantilever beam will be rotated off the substrate by the magnetic torque generated in the magnetic material piece [ Fig. 11(b) ]. If the structure is designed properly, this bending will create a plastic deformation in the flexible region. The cantilever beam will then be able to remain at a certain rest angle ( ) above the substrate even after is removed [ Fig. 11(c) ]. By using ductile metal such as gold in the flexible region, a good electrical connection between the assembled structure and the substrate can be easily achieved.
After the vertical assembly, the structures can be further strengthened and the magnetic material can be removed if necessary. If the magnetic field is applied globally, then all the structures on one substrate can be assembled in parallel.
B. Design and Fabrication of Vertical Planar Coil Inductors
The core structure of the vertical planar coil inductor is identical to the conventional horizontal one, which consists of two metal layers and one dielectric layer between. As a general rule, high-conductivity metal and low-loss dielectric material should be used. In addition to this requirement, the structure of the inductor should facilitate the implementation of PDMA.
The vertical planar coil inductor utilizes one-port coplanar waveguide (CPW) configuration with three test pads (groundsignal-ground) with a pitch of 150 m. The three test pads also serve as the anchor of the vertical inductors on the substrate.
1) Material Consideration:
Gold is used as the material for the bottom conductor (the coil). Gold is a ductile material with high conductivity. It is an ideal plastic deformation material for the implementation of PDMA. Copper is selected as the material of the top conductor (the bridge). Copper is also a high conductivity metal and its processing is compatible with the gold bottom conductor during fabrication.
Silicon oxide and nitride are good dielectric materials available in silicon IC processes. However, they are not suitable for vertical planar coil inductors due to high internal stress and poor adhesion onto metal surfaces.
CYTOP amorphous flurocarbon polymer is selected as the dielectric spacer of the vertical inductors. The electrical properties of CYTOP film are similar to those of Polyimide and Telfon. However, it has a better chemical stability and adhesion to metal surfaces. In order to implement PDMA, Permalloy (NiFe) is electroplated onto the surface of the gold and copper structures. The Permalloy layer will provide the magnetic force necessary for PDMA and enough stiffness to the inductor structure in the vertical position.
2) Fabrication Process: A brief illustration of the entire fabrication and assembly process is shown in Fig. 12 . The substrate is a silicon wafer with a 0.6-m-thick nitride layer on top. The fabrication is conducted in the following steps.
1) A 0.5-m-thick silicon oxide layer is deposited and patterned to serve as the sacrificial layer for PDMA. 2) A 0.5-m-thick gold layer is deposited onto the substrate (with sacrificial layer underneath) and patterned to make the bottom conductor (coil) of the inductor. 3) A 2.5-m-thick CYTOP ® film is spun onto the gold layer and patterned to make the dielectric spacer. 4) A 1.5-m-thick copper layer is deposited and patterned to make the upper conductor (bridge) of the inductor. 5) A 5-m-thick Permalloy layer is electroplated onto the copper and gold surface. 6) The oxide sacrificial layer is etched and the inductor structure is released from the substrate. 7) The entire inductor structure is assembled into vertical position using PDMA. Scanning electron micrographs (SEMs) of a 4.5-nH planar coil inductor before and after PDMA are shown in Fig. 13 .
C. Testing and Measurement Results
The parameter of the fabricated vertical planar coil inductors is measured from 50 MHz to 4 GHz using an HP 8510C network analyzer. The parameter is first measured while the inductors are on the silicon substrate before PDMA. Next, the inductors are assembled to the vertical position using PDMA and the measurement is repeated. The parameter of inductors with identical designs fabricated on Pyrex glass substrate is also measured for comparison. Fig. 14(a) shows the simulated and measured parameter results of the planar coil inductor shown in Fig. 13 . The test pads feeding the inductors on which probing occurs are de-embedded. Fig. 14(b) shows the simulated and measured parameter results of an inductor with an identical design inductor fabricated on Pyrex glass substrate. The test pads are not de-embedded since the inductor is on a glass substrate and the de-embedment has little effect. The simulated data is obtained by using a compact circuit model for planar coil inductor presented in [7] . The quality factor as a function of frequency extracted from both the simulated and the measured parameter results is plotted in Fig. 15 . When the planar coil inductor is on the silicon substrate, it has a peak -factor of 3.5 and a self-resonant frequency of 1 GHz. When the inductor is in the vertical position after the PDMA assembly, the peak -factor increases to 12 and the self-resonant frequency goes well above 4 GHz, which are close to those of the inductor on glass substrate.
For the planar coil inductors fabricated on silicon (before assembly), a large insulator capacitance and the substrate resistance dominate at higher frequencies, which leads to a self-resonant frequency of about 1 GHz. Once the inductors are assembled into the vertical position, the substrate loss and capacitance are effectively removed, which leads to the improvement in the inductor performance. Furthermore, for frequencies far below 1 GHz (where substrate effects are negligible), the glass and silicon inductor measurements correspond exactly as expected. 
IV. DISCUSSION AND CONCLUSION
We have presented the design and modeling of a novel electrostatically actuated high-MEMS tunable capacitor with a large tuning range and a novel high-vertical planar coil MEMS inductor achieved by using a 3-D assembly process-PDMA. The design of the tunable capacitor and the vertical planar coil inductor is compatible with the standard IC fabrication process and is therefore suitable for various RF IC applications.
Electromechanical (static and dynamic) and microwave -parameter behaviors of the tunable capacitor have been characterized. The tunable capacitor design keeps the simplicity of a conventional two-parallel-plate configuration, while overcoming its disadvantage of low tuning range. A maximum controllable tuning range of 69.8% at 1 MHz has been obtained experimentally. A component quality factor of about 30 at 5 GHz and a self-resonant frequency beyond 10 GHz has been achieved. Due to the small but finite intrinsic stress of the Permalloy film, the size of the suspended top plate is made smaller than 500 m 500 m. This limits the base capacitance of the tunable capacitor. Increasing the area of the parallel plates can achieve larger capacitance. However, it requires thin-film materials with even smaller internal stress, which is difficult to achieve. A parallel tunable capacitor array [27] is under development to increase the overall capacitance value Fig. 16 .
The designed vertical planar coil inductors offer two major advantages over conventional on-substrate ones: they occupy much smaller substrate space and suffer less substrate and parasitic loss. In this work, oxide is used as the sacrificial material for PDMA. Sometimes oxide is used as the dielectric for IC devices on the same substrate and thus cannot be removed. In this case, the oxide sacrificial layer can be substituted with other materials such as photo resist. In order to facilitate the measurement, the vertical planar coil inductors tested are not strengthened after PDMA. However, the inductor structure can be strengthened after PDMA by using different methods such as Parylene coating to achieve the necessary stiffness and robustness. While the -factor of vertical planar coil inductors can be improved by depositing thicker metal layers during the fabrication, experiments are also being conducted to explore various methods to thicken and strengthen the metal layers of the planar coil inductors while they are in the vertical position after the PDMA assembly. 
